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Abstract 
 
This paper presents a structural design of the hardware-efficient module for 
implementation of convolution neural network (CNN) basic operation with 
reduced implementation complexity. For this purpose we utilize some 
modification of the Winograd’s minimal filtering method as well as 
computation vectorization principles. This module calculate inner products 
of two consecutive segments of the original data sequence, formed by a 
sliding window of length 3, with the elements of a filter impulse response. 
The fully parallel structure of the module for calculating these two inner 
products, based on the implementation of a naïve method of calculation, 
requires 6 binary multipliers and 4 binary adders. The use of the Winograd’s 
minimal filtering method allows to construct a module structure that 
requires only 4 binary multipliers and 8 binary adders. Since a high-
performance convolutional neural network can contain tens or even 
hundreds of such modules, such a reduction can have a significant effect. 
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1. Introduction  
 
Artificial intelligence, deep learning, and neural networks 
represent powerful and incredibly effective machine learning-based 
techniques used to solve many scientific and practical problems. 
Applications of deep neural networks to machine learning are 
diverse and promptly developing, reaching the various fields of 
fundamental sciences, technologies and real-world. Among the 
various types of deep neural networks, convolutional neural 
networks (CNN) are the most widely used [1]. The basic and most 
time-consuming operation in CNN is the operation of a two-
dimensional convolution. Several methods have been proposed to 
accelerate the calculation of convolution, including the reduction of 
arithmetic operations via Fast Fourier transform (FFT) and the use 
of hardware accelerators based on FPGA, GPU and ASIC [2-16]. 
FFT based method of computing convolution is traditionally used 
for large filters, but state of the art CNN use small filters. In this 
situation one of the most effective algorithms used in the 
computation of a small-length two-dimensional convolution is the 
Winograd's minimal filtering algorithm, that is most intensively 
used in recent time [17]. The algorithm compute linear convolution 
over small tiles with minimal complexity, which makes it more 
effective with small filters and small batch sizes. In fact, this 
algorithm calculates two inner products of neighboring vectors 
formed by a sliding time window from the current data stream with 
an impulse response of the 3-tap finite impulse response (FIR) 
filter. 
Many publications have been devoted to the implementation of 
computations in networks based on the Winograd's minimal 
filtering method [17-20]. However, the principles of organizing the 
structure of the module that implements the filtering algorithm have 
not been considered in detail by anyone. Our publication is intended 
to fill this gap. 
 
2. Preliminaries 
 
As already noted, the basic operation of convolutional neural 
networks is a sliding inner product of vectors, formed by a moving 
time window from the current data stream with an impulse response 
of the M-tap FIR filter. It can be described by the following formula: 
  
i
M
i
lil hxy 



1
0
, 1,...,1,0  Mi , 1,...,1,0  MNl , 
 
where ix  are the elements of the current data stream, ih  are the 
elements of the impulse response of FIR filter, which are constants. 
Direct calculation of the inner product of two vectors of length 
M requires M multiplication and M-1 additions. 
 Direct application of two consecutive steps of a 3-tap FIR filter 
with coefficients },,{ 210 hhh  to a set of 4 elements },,,{ 3210 xxxx
requires 6 additions and 6 multiplications: 
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Fig. 1 explains the essence of the reasoning. 
 
 
Fig. 1.  Demonstration of the essence of computation execution in accordance with 
the Winograd's minimal filtering method 
 
The idea of Winograd's minimal filtering method is to compute 
these two filter outputs in following way [17]: 
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The values 2)( 210 hhh  and 2)( 210 hhh  can be calculated in 
advance, then this method requires 4 multiplications and 8 
additions, which is equal to number of arithmetical operations in the 
direct method. But since multiplication is a much more complicated 
operation than addition, the  Winograd's minimal filtering method 
is more efficient than the direct method of computation. 
The above expressions exhaustively describe the entire set of 
mathematical operations needed to compute, but they do not 
disclose the way and sequence of the computation organization, nor 
the structure of the processor module that implements these 
operations. 
 
3. Structural synthesis of Winograd's minimal 
filtering module 
 
Let   ],,,[ 321014 xxxxX - be a column vector, that represent 
the input tile,   ],,[ 21013 hhhH - be a column vector, that contains 
the all coefficients of impulse response of 3-tap FIR filter (filter 
tile), and   ],[ 1014 yyY - be a column vector containing result of 
computing two outputs the 3-tap FIR filter. Then, a fully parallel 
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algorithm for computation 14Y  using Winograd's minimal 
filtering method can be written with the help of following matrix-
vector calculating procedure: 
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and   ],,,[ 321014 ssssS , 00 hs  , 2)( 2101 hhhs  , 
2)( 2102 hhhs   , 23 hs  . 
Entries of the matrix )( 14Sdiag  can be computed with the help of 
the following procedure: 
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Fig. 2 shows a data flow diagram of the proposed algorithm for 
the implementation of Winograd's minimal filtering basic 
operation. In this paper, data flow diagrams are oriented from left 
to right and Fig. 3 shows a data flow diagram of the process for 
calculating the vector 14S entries. Straight lines in the figures 
denote the operations of data transfer. The circles in these figures 
show the operation of multiplication by a real number inscribed 
inside a circle. Points where lines converge denote summation a 
dotted lines indicate the sign-change operations. We use the usual 
lines without arrows on purpose, so as not to clutter the picture. 
 
 
Fig. 2.  The data flow diagram of proposed algorithm for implementation of 
Winograd's minimal filtering basic operation 
 
 
Fig. 3.  The data flow diagram describing the process of calculating entries of the 
vector 14S in accordance with the procedure (3).  
In low power application specific integrated circuits (ASIC) 
design, optimization must be primarily done at the level of transistor 
amount. From this point of view a multiplication requires much 
more intensive hardware resources than an addition. Moreover, a 
binary multiplier occupies much more area and consumes much 
more power than binary adder. This is because the implementation 
complexity of a fully parallel multiplier grows quadratically with 
operand length, while the implementation complexity of an adder 
increases linearly with operand length. Therefore, the algorithm 
containing as little as possible of multiplications is preferable from 
the point of view of ASIC design.  
Fig. 4 shows a structure of processing module for ASIC-
oriented implementation of Winograd's minimal filtering basic 
operation. The module contains four two-input and two three-input 
algebraic adders, four multipliers and a register memory for storing 
the values is . It is assumed that these elements can be precomputed 
and written to the register memory before the calculations begin. 
Depending on the requirements for the speed of calculations, the 
modules can be cascaded and combined into clusters. 
 
 
Fig. 4. The structure of the processor module for implementing the Winograd’s 
minimum filtering operation (ASIC point of view).  
 
 
Today a better alternative than ASIC are FPGAs (field-
programmable gate arrays) - the integrated circuits designed to be 
configured by a customer or a designer. If the early FPGAs 
contained only small embedded multipliers, then more recent 
FPGAs contain DSP blocks, that include not only multipliers, but 
also internal adders designed in such a way that part of the additions 
in (1) can also be computed inside the DSP blocks. However even 
if the DSP block contains embedded multipliers, their number is 
always limited. This means that if the implemented scheme has a 
large number of multiplications, the projected processor may not 
always fit into the chip and the problem of minimizing the number 
of multipliers remains relevant.  
This applies fully to FPGAs Stratix II that contain DSP blocks, 
each of which includes just 4 multipliers, as well as three adders at 
the block input and three adders at the block output. Such a block 
structure allows using the hardware resources of the chip with a 
maximum degree of efficiency. It is easy to see that a fully parallel 
implementation of direct calculations does not fit into the 
boundaries of one Stratix II DSP block. 
Fig. 5 shows a structure of processing module for 
implementation of Winograd's minimal filtering basic operation on 
the base of Altera Stratix II high-speed FPGA chip. The bulk of the 
computation is performed inside the DSP block, but the adders 
outlined by the dash-dotted line on a gray background are 
implemented using external logic gates. By way of background 
information, it is necessary to emphasize, that not all outputs of 
the DSP block are used in the proposed solution (see Fig. 5). 
Depending on the performance that is needed in the neural network, 
the number of processor modules implementing the Winograd’s 
filtering basic operation can be quite large. 
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Fig. 5. The structure of the accelerating module for implementing the Winograd’s 
minimum filtering basic operation (FPGA point of view).  
 
4. Conclusion  
 
This work looks into some issues of structural design of the 
hardware-efficient module for implementation of CNN basic 
operation using Winograd’s minimal filtering method. This method 
reduces the number of multipliers at the expense of increased 
number of adders. Taking into account a relative hardware 
complexity of multiplier and adder, reducing the number of 
multipliers at the expense of the increased number of adders is 
desirable. The calculations demonstrate the effectiveness of 
proposed solutions and their universal impact on the different types 
of CNN layers as well as on the principles of network operation. 
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